CERTIFICATE OF M	AILING BY FIRST CLA	SS MAIL (37 CFR 1.8)		Docket No.		
pplicant(s): Tamal Bose		51764/2				
Serial No. Filing Date Examiner Group Art U 10/615,004 July 8, 2003 2631						
INFINITE IMPI	ULSE RESPONSE MULTIPLI	ERLESS DIGITAL FILTER	ARCHI	TECTURE		
I hereby certify that this	Information Disclosure State	ement; PTO-1449 with copies (Identify type of correspondence)		es; postcard.		
	the United States Postal S ats, P.O. Box 1450, Alexandria			nvelope addressed to: nary 27, 2004 (Date)		
		Signature of Person Mo	uing Corre	pponuence)		
	Note: Each paper must h	ave its own certificate of mailing	•			
			·	<u> </u>		
				•		



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of

Tamal Bose et al.

Confirmation No. 8129

Application No. 10/615,004

Filed: July 8, 2003

For: INFINITE IMPULSE RESPONSE MULTIPLIERLESS DIGITAL FILTER ARCHITECTURE

Group Art Unit: 2631

Examiner:

3

Date: February 27, 2004

INFORMATION DISCLOSURE STATEMENT

TO THE COMMISSIONER FOR PATENTS:

1.			e duty of disclosure, documents listed on the accompanying Form equivalent) are presented for the Examiner's consideration.			
	\boxtimes	Copies	of listed documents are enclosed. (37 CFR § 1.98(a))			
		filed af	Copies of listed U.S. patent documents are omitted because this application was filed after June 30, 2003 and is, thus, subject to image file wrapper processing. Copies of listed foreign patent documents and non-patent literature are enclosed.			
		Application for an edisclos	of the documents listed on sheet(s) of Form PTO-1449 (or lent) are omitted because (1) they are already of record in U.S. Patent ation No, filed, on which this application relies earlier filing date under 35 U.S.C. § 120; and (2) any information ure statement filed in the prosecution of Application No, es with 37 CFR §§ 1.98(a) through (c). (37 C.F.R. § 1.98(d))			
2.		Patent	aminer's attention is directed to the enclosed copy of copending U.S. Application No, filed, for, is cited in this application.			
3.	This in	nformati	on disclosure statement is being submitted (check box a., b., or c.):			
	a.		Within three months of the filing date of a national application or entry of the national stage in an international application; or before the mailing of a first Office action on the merits; or before the mailing of a first Office action after the filing of a request for continued examination under 37 CFR 1.114. (No statement under 37 CFR 1.97(e) is required.); or			

	b.		either	the period set forth in paragraph 3a, but before the mailing date of a final action, a notice of allowance, or an action that otherwise prosecution in the application. (Check box i. or ii.)
		i.		A \$180.00 information disclosure statement submission fee set forth in 37 CFR 1.17(p) is enclosed, or
		ii.		A statement specified by 37 CFR 1.97(e) is set forth below; or
	c.		before is set f	the mailing date of a final action or notice of allowance and on or payment of the issue fee. A statement specified by 37 CFR 1.97(e) forth below. Enclosed is a \$180.00 information disclosure statements fee set forth in 37 CFR 1.17(p).
4.		itement hereby	•	ed by 37 CFR 1.97(e) is required, the attorney or agent signing hat:
		first ci	ted in a n applic	nformation contained in the information disclosure statement was my communication from a foreign patent office in a counterpart ration not more than three months prior to the filing of the isclosure statement; or
		cited in application applicati	n a comation, and g reason sure star	formation contained in the information disclosure statement was imunication from a foreign patent office in a counterpart foreign and, to the knowledge of the person signing the certification after nable inquiry, no item of information contained in the information tement was known to any individual designated in 37 CFR 1.56(c) ee months prior to the filing of the information disclosure statement.
5.			-	olanation of the relevance of each document not in the English or selected documents in the English language is set forth below.
				Respectfully submitted,
				$\Omega D = 0$

John R. Thompson
Registration No. 40,842

STOEL RIVES LLP
One Utah Center Suite 1100
201 S Main Street
Salt Lake City, UT 84111-4904
Telephone: (801) 328-3131
Facsimile: (801) 578-6999

Facsimile: (801) 578-6999 Attorney Docket No. 51764/2

		OIPE							
·	+	MAR 0 1 2004						<u> </u>	
Sheet 1 of 3	10	1							
FORM PTO-1 (REV. 7-80)	449	PRADEMARY PATEN		OF COMMERCE DEMARK OFFICE		TY. DOCK 64/2		PPLICAT: 0/615,004	ION NO.
		ISCLOSURE CITA	TION		AP	PLICANT -	- Tamal Bo	se et al.	
Didition				FILING DATE- July 8, 2003					
U.S. PATENT I	OCUN	MENTS			. I				
EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME		CLASS	SUBCLASS	FILING I	DATE OPRIATE
EXAMINER						DATE CO	ONSIDERE	D	
				ation is in conformation with next communication to ap			w line throug	h citation if	f not in
FOREIGN PAT	ENT D	OCUMENTS							
		DOCUMENT	PUBLICA-	COUNTRY / PATENT OFF	ICE	CLASS	SUBCLASS	TRANSI	LATION
		NUMBER	TION DATE	COONTRITATENTOTT		CEASS	SOBCEAGE	YES	NO
									0
OTHER DOCU	MENT	S (Including Author, Title	e, Date, Relevant Pa	ges, Place of Publication, etc.)				
Yu et al., "New Natural Selection Process and Chromosome Encoding for the Design of Multiplierless Lattice						Lattice			
	2	QMF Using Genetic Algorithm," 2001 IEEE, pgs. 1273-1276. Sriranganathan et al., "Design of 2-D Multiplierless FIR Filters Using Genetic Algorithms," Genetic Algorithms in Engineering Systems: Innovations and Applications 12-14 September 1995, Conference Publication No. 414, © IEE, 1995, pgs. 282-286.							
•				nplementation of Recursiv	ve Dig	ital Filters V	Using a Clas	s of Low S	ensitivity
	Structures," International Symposium on Signal Processing and its Applications (ISSPA), Kuala Lumpur, Malaysia, 13-16 August, 2001, Organized by the Dept. of Microelectronics and Computer Engineering, UTM,								
•				earch Centre, QUT, Austra			-	_	, 0 1 171,
	4	Lee et al., "GA-base	d design of mult	iplierless 2-D state-space 2, April 1998, pgs. 118-1	digital				EE Proc
		· · · · · · · · · · · · · · · · · · ·		tiplierless 2-D Digital Fil		ith Very Lo	w Roundoff	Noise,"	
	5	Proceedings of IEEI Korea, 1996 IEEE,		onference on Circuits and	Systen	ns '96, Nov	ember 18-21	, 1996, Se	oul,
		Bhattacharya et al.,	"Multiplierless Ir	mplementation of Bandpas		_	_		
	6	Signal Processing, T IEEE, pgs. III-3184	•	ty of Technology, P. O. B	Sox 55	3, Tampere,	, FIN 33101,	Finland, 2	:002
	_	Bhattacharya et al.,	"Multiplierless Ir	nplementation of Recursiv	_				
	7	•	•	es," Tampere International 553, Tampere, FIN 3310		•		-	
EXAMINER	<u> </u>	Om torsity of Teems	оло _б у, т. О. Бол	555, Tulipolo, 1111 5510	-, I IIII		CONSIDER	· · · · · · · · · · · · · · · · · · ·	•

EXAMINER: Initial if reference considered, whether or not citation is in conformation with MPEP609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Sheet 2 of 3			
FORM PTO-1449 (REV. 7-80)	U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	ATTY. DOCKET NO. 51764/2	APPLICATION NO. 10/615,004
INFORMATION DISCLOSUE	RE CITATION	APPLICANT - Tamal I	Bose et al.
Title: INFINITE IMPULSI DIGITAL FILTER	E RESPONSE MULTIPLIERLESS ARCHITECTURE	FILING DATE- July 8, 2003	•

	8	Cemes et al., "Genetic approach to design of multiplierless FIR filters," 25 th November 1993, Vol. 29, No. 24, pgs. 2090-2091.	" ELECTRONICS LETTERS,
	9	Mao et al., "Design and Multiplierless Implementation of Two-Channel System Delay," Dept. of Electrical and Computer Engineering, University 3P6, Dept. of Electrical and Electronic Engineering, University of Kong, 2001 IEEE, pgs. II-465-II-468.	rsity of Victoria, Victoria, B.C., Canada of Hong Kong, Pokfulam Road, Hong
;	10	Hounsell et al., "Evolutionary Design and Adaptation of Digital Filters Hardware Platform," Department of Electronics and Electrical Engineer King's Buildings, Mayfield Rd, Edinburgh EH9 3JL, 2001 IEEE, pgs.	ering, The University of Edinburgh,
•	11	Oh et al., "Design of Discrete Coefficient FIR and IIR Digital Filters w Linear Programming," IEEE Transactions on Circuits and Systems—II Vol. 47, No. 6, June 2000, pgs. 562-565.	_
	12	Wiatr et al., "Implementation of real time image convolutions in FPGA	A structures," pgs. 1-10.
	13	Wiatr et al., "Constant Coefficient Multiplication in FPGA Structures," Electronics, Mickiewicza 30, 30-059 Kraków, Poland, pgs. 1-8.	"AGH Technical University, Institute of
	14	Venkatachalam et al., "Adaptive Linear Prediction with Power-of-Two Engineering, Utah State University, Logan, UT 84322-4120, Electrical Colorado, Boulder, CO 80309-0425, 2001 IEEE, pgs. 533-537.	•
	15	Thamvichai et al., "Design of 2-D Multiplierless Filters Using the Gen Engineering, University of Colorado, Boulder, CO 80309, Electrical & University, Logan, UT 84322-4120, 2001 IEEE, pgs. 588-591.	•
	16	Jamro et al., "FPGA Implementation of Addition as a Part of the Conv. Institute of Electronics, Mickiewicza 30, 30-059 Kraków, Poland, pgs.	•
* · · · · · · · · · · · · · · · · · · ·	17	Jamro et al., "Convolution Operation Implemented in FPGA Structures Technical University, Institute of Electronics, pgs. 1-6.	s for Real-Time Image Processing," AGH
.j	18	Ghanekar et al., "Implementation of Recursive Filters Using Highly Que Coefficients," Department of Electrical and Computer Engineering, Ur 01003, 1991 IEEE, pgs. 1625-1628.	The state of the s
	19	Hartnett et al., "IIR Filters with Reduced Multipliers Using Cyclotomic Guard Academy, New London, CT 06320, University of Rhode Island IV-321-324.	
	20	Milić et al., "Design of Multiplierless Elliptic IIR Filters," Mihajlo Pur Yugoslavia, IRITEL Institute, Batajnicki put 23, 11080 Belgrade, Yugo	
	21	Lian, "FPGA Implementation of High Speed Multiplierless Frequency Electrical Engineering Department, National University of Singapore, 119260, 2000 IEEE, pgs. 317-325.	•
EXAMINER			DATE CONSIDERED

EXAMINER: Initial if reference considered, whether or not citation is in conformation with MPEP609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Sheet 3 of 3			
FORM PTO-1449 (REV. 7-80)	U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	ATTY. DOCKET NO. 51764/2	APPLICATION NO. 10/615,004
INFORMATION DISCLOSUI	RE CITATION	APPLICANT - Tamal I	Bose et al.
Title: INFINITE IMPULS DIGITAL FILTER	E RESPONSE MULTIPLIERLESS ARCHITECTURE	FILING DATE- July 8, 2003	

	22	Lutovac et al., "Approximate Linear Phase Multiplierless IIR Halfband Filter," IEEE Transactions on Signal					
		Processing Letters, Vol. 7, No. 3, March 2000, pgs. 52-53.					
	23	Chan et al., "Multiplierless Perfect Reconstruction Modulated Filter Banks with Sum-of-Powers-of-Two					
		Coefficients," IEEE Signal Processing Letters, Vol. 8, No. 6, June 2001, pgs. 163-166.					
	24	Milić et al., "Design of Multiplierless Elliptic IIR Filters with a Small Quantization Error," IEEE Transactions on Signal Processing, Vol. 47, No. 2, February 1999, pg. 469-479.					
	25	Thamvichai et al., "Design of 2-D Multiplierless IIR Filters Using the Genetic Algorithm," IEEE Transactions on Circuits and Systems—I: Fundamental Theory and Applications, Vol. 49, No. 6, June 2002, pgs. 878-882.					
•	26						
	27						
	28						
	29						
	30						
· -	31						
	32						
	33						
	34						
	35						
•	36						
	37						
• 	38						
	39						
	40						
	41						
	42						
	43						
EXAMINI	ER	DATE CONSIDERED					

EXAMINER: Initial if reference considered, whether or not citation is in conformation with MPEP609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.